LDPC-in-SSD: making advanced error correction codes work effectively in solid state drives

Authors:
Kai Zhao;Wenzhe Zhao;Hongbin Sun;Tong Zhang;Xiaodong Zhang;Nanning Zheng
Affiliations:
ECSE Department, Rensselaer Polytechnic Institute;Xi'an Jiaotong University, P.R.China;Xi'an Jiaotong University, P.R.China;ECSE Department, Rensselaer Polytechnic Institute;Department of Computer Science and Engineering, The Ohio State University;Xi'an Jiaotong University, P.R.China
Venue:
FAST'13 Proceedings of the 11th USENIX conference on File and Storage Technologies
Year:
2013

Citing 13
Cited 0

Error Control Coding, Second Edition

Error Control Coding, Second Edition
Current trends in flash memory technology: invited paper

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Efficient identification of hot data for flash memory storage systems

ACM Transactions on Storage (TOS)
Design tradeoffs for SSD performance

ATC'08 USENIX 2008 Annual Technical Conference on Annual Technical Conference
Hydra: A Block-Mapped Parallel Flash Memory Solid-State Disk Architecture

IEEE Transactions on Computers
CAFTL: a content-aware flash translation layer enhancing the lifespan of flash memory based solid state drives

FAST'11 Proceedings of the 9th USENIX conference on File and stroage technologies
Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity

Proceedings of the international conference on Supercomputing
Essential roles of exploiting internal parallelism of flash memory based solid state drives in high-speed data processing

HPCA '11 Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture
The bleak future of NAND flash memory

FAST'12 Proceedings of the 10th USENIX conference on File and Storage Technologies
Good error-correcting codes based on very sparse matrices

IEEE Transactions on Information Theory
Factor graphs and the sum-product algorithm

IEEE Transactions on Information Theory
hStorage-DB: heterogeneity-aware data management to exploit the full capability of hybrid storage systems

Proceedings of the VLDB Endowment
An evaluation of different page allocation strategies on high-speed SSDs

HotStorage'12 Proceedings of the 4th USENIX conference on Hot Topics in Storage and File Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Conventional error correction codes (ECCs), such as the commonly used BCH code, have become increasingly inadequate for solid state drives (SSDs) as the capacity of NAND flash memory continues to increase and its reliability continues to degrade. It is highly desirable to deploy a much more powerful ECC, such as low-density parity-check (LDPC) code, to significantly improve the reliability of SSDs. Although LDPC code has had its success in commercial hard disk drives, to fully exploit its error correction capability in SSDs demands unconventional fine-grained flash memory sensing, leading to an increased memory read latency. To address this important but largely unexplored issue, this paper presents three techniques to mitigate the LDPC-induced response time delay so that SSDs can benefit its strong error correction capability to the full extent. We quantitatively evaluate these techniques by carrying out trace-based SSD simulations with runtime characterization of NAND flash memory reliability and LDPC code decoding. Our study based on intensive experiments shows that these techniques used in an integrated way in SSDs can reduce the worst-case system read response time delay from over 100% down to below 20%. With our proposed techniques, a strong ECC alternative can be used in NAND flash memory to retain its reliability to respond the continuous cost reduction, and its relatively small increase of response time delay is acceptable to mainstream application users, considering a huge gain in SSD capacity, its reliability, and the price reduction.