Use of instruction set simulators to evaluate the LOW RISC

Authors:
Brian Short
Affiliations:
Arizona State Univ., Tempe
Venue:
ACM SIGARCH Computer Architecture News
Year:
1987

Citing 7
Cited 0

Programming in Prolog (2nd ed.)

Programming in Prolog (2nd ed.)
Reduced instruction set computer architectures for VLSI

Reduced instruction set computer architectures for VLSI
The C programming language

The C programming language
A Survey of Advanced Microprocessors and HLL Computer Architectures

Computer
Reduced instruction set computers

Communications of the ACM - Special section on computer architecture
Performance studies of a Prolog machine architecture

ISCA '85 Proceedings of the 12th annual international symposium on Computer architecture
Design decisions influencing the microarchitecture for a Prolog machine

MICRO 17 Proceedings of the 17th annual workshop on Microprogramming

Quantified Score

Hi-index	0.00

Visualization

Abstract

The LOW RISC has been proposed as an HLL architecture for Prolog. This paper describes the development and use of software simulators for evaluation of the LOW RISC instruction set.