Technology mapping for low power in logic synthesis

Intellectual property protection by watermarking combinational logic synthesis solutions

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design

Technology mapping for minimizing gate and routing area

Proceedings of the conference on Design, automation and test in Europe

Technology mapping

Logic Synthesis and Verification

Logic synthesis for reducing leakage power consumption under workload uncertainty

ICC'08 Proceedings of the 12th WSEAS international conference on Circuits