Clock tree synthesis for multi-chip modules

Authors:
Daksh Lehther;Sachin S. Sapatnekar
Affiliations:
Department of Electrical & Computer Engineering, Iowa State University, Ames, IA;Department of Electrical & Computer Engineering, Iowa State University, Ames, IA
Venue:
Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Year:
1997

Citing 3
Cited 0

Skew sensitivity minimization of buffered clock tree

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Optimal sizing of high-speed clock networks based on distributed RC and lossy transmission line models

ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
Optimal Design of Self-Damped Lossy Transmission Lines for Multichip Modules

ICCS '94 Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors

Quantified Score

Hi-index	0.00

Visualization

Abstract

While designing interconnect for MCM's, one must take into consideration the distributed RLC effects, due to which signals may display nonmonotonic behavior and substantial ringing. This paper considers the problem of designing clock trees for MCM's. A fully distributed RLC model is utilized for AWE-based analysis and synthesis, and appropriate measures are taken to ensure adequate signal damping and for buffer insertion to satisfy constraints on the clock signal slew rate. Experimental results, verified by SPICE simulations, show that this method can be used to build clock trees with near-zero skews.