Minimal area sizing of power and ground nets for VLSI circuits

  • Authors:
  • S. Chowdhury;M. A. Breuer

  • Affiliations:
  • -;-

  • Venue:
  • Proceedings of the fourth MIT conference on Advanced research in VLSI
  • Year:
  • 1986

Quantified Score

Hi-index 0.00

Visualization

Abstract