Deadlock avoidance for systolic communication
ISCA '88 Proceedings of the 15th Annual International Symposium on Computer architecture
Computing the Singular Value Decomposition on the Connection Machine
IEEE Transactions on Computers
Designing a Scalable Processor Array for Recurrent Computations
IEEE Transactions on Parallel and Distributed Systems
General-Purpose Systolic Arrays
Computer
HARP: An Open Architecture for Parallel Matrix and Signal Processing
IEEE Transactions on Parallel and Distributed Systems
| Hi-index | 4.10 |
First Page of the Article