Short circuit power consumption of glitches

Authors:
D. Rabe;W. Nebel
Affiliations:
FB3 - OFFIS, Escherweg 2, 26121 Oldenburg, Germanya and FB10 - Dep. of Computer Science, University of Oldenburg, 26111 Oldenburg, Germany;FB3 - OFFIS, Escherweg 2, 26121 Oldenburg, Germanya and FB10 - Dep. of Computer Science, University of Oldenburg, 26111 Oldenburg, Germany
Venue:
ISLPED '96 Proceedings of the 1996 international symposium on Low power electronics and design
Year:
1996

Analysis of glitch power dissipation in CMOS ICs

ISLPED '95 Proceedings of the 1995 international symposium on Low power design
Power estimation techniques for integrated circuits

ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
New approach in gate-level glitch modelling

EURO-DAC '96/EURO-VHDL '96 Proceedings of the conference on European design automation
Analysis and reduction of glitches in synchronous networks

EDTC '95 Proceedings of the 1995 European conference on Design and Test

New approach in gate-level glitch modelling

EURO-DAC '96/EURO-VHDL '96 Proceedings of the conference on European design automation
Statistical estimation of average power dissipation using nonparametric techniques

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Hi-index	0.00