Controller and datapath trade-offs in hierarchical RT-level synthesis

Authors:
D. Sreenivasa Rao;F. J. Kurdahi
Affiliations:
EDA Labs., IBM Corpn., Poughkeepsie, NY;ECE Department, University of California, Irvine, CA
Venue:
ISSS '94 Proceedings of the 7th international symposium on High-level synthesis
Year:
1994

Citing 3
Cited 2

REAL: a program for REgister ALlocation

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
Accurate layout area and delay modeling for system level design

ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
Using bottom-up design techniques in the synthesis of digital hardware from abstract behavioral descriptions

DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference

Recent developments in high-level synthesis

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Synthesis of power-optimized and area-optimized circuits from hierarchical behavioral descriptions

DAC '98 Proceedings of the 35th annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract