High throughput pipelined data path synthesis by conserving the regularity of nested loops

Authors:
Yuan-Long Jeang;Yu-Chin Hsu;Jhing-Fa Wang;Jau-Yien Lee
Affiliations:
Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan, R.O.C.;Department of Computer Science, University of California, Riverside, CA;Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan, R.O.C.;Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan, R.O.C.
Venue:
ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
Year:
1993

Citing 7
Cited 0

VLSI array processors

VLSI array processors
Time Optimal Linear Schedules for Algorithms with Uniform Dependencies

IEEE Transactions on Computers
Static Rate-Optimal Scheduling of Iterative Data-Flow Programs Via Optimum Unfolding

IEEE Transactions on Computers
Percolation based synthesis

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
Cathedral-III: Architecture-driven high-level synthesis for high throughput DSP applications

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Scheduling for functional pipelining and loop winding

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Multi-dimensional systolic networks, for discrete fourier transform

ISCA '84 Proceedings of the 11th annual international symposium on Computer architecture

Quantified Score

Hi-index	0.00

Visualization

Abstract