Performance analysis of tree VLIW architecture for exploiting branch ILP in non-numerical code

Authors:
Soo-Mook Moon;Kemal Ebcioğlu
Affiliations:
School of Electrical Engineering, Seoul National University, Seoul 151-742, Korea;IBM T. J. Watson Research Center, P.O. Box 218, Yorktown Heights, NY
Venue:
ICS '97 Proceedings of the 11th international conference on Supercomputing
Year:
1997

A VLIW architecture for a trace Scheduling Compiler

IEEE Transactions on Computers - Special issue on architectural support for programming languages and operating systems
Alpha AXP architecture

Communications of the ACM
Parallelizing nonnumerical code with selective scheduling and software pipelining

ACM Transactions on Programming Languages and Systems (TOPLAS)
Performance Features of the PA7100 Microprocessor

IEEE Micro
Generalized Multiway Branch Unit for VLIW Microprocessors

IEEE Transactions on Parallel and Distributed Systems
Very Long Instruction Word architectures and the ELI-512

ISCA '83 Proceedings of the 10th annual international symposium on Computer architecture

Parallelizing nonnumerical code with selective scheduling and software pipelining

ACM Transactions on Programming Languages and Systems (TOPLAS)
Unroll-Based Copy Elimination for Enhanced Pipeline Scheduling

IEEE Transactions on Computers
Unroll-Based Copy Elimination for Enhanced Pipeline Scheduling

LCPC '99 Proceedings of the 12th International Workshop on Languages and Compilers for Parallel Computing
Compiler-directed thermal management for VLIW functional units

Proceedings of the 2006 ACM SIGPLAN/SIGBED conference on Language, compilers, and tool support for embedded systems
Rotating register allocation with multiple rotating branches

Proceedings of the 22nd annual international conference on Supercomputing

Hi-index	0.00