Design and implementation of the NUMAchine multiprocessor

Authors:
A. Grbic;S. Brown;S. Caranci;R. Grindley;M. Gusat;G. Lemieux;K. Loveless;N. Manjikian;S. Srbljic;M. Stumm;Z. Vranesic;Z. Zilic
Affiliations:
Dept. of Electrical and Computer Engineering, University of Toronto, Canada;Dept. of Electrical and Computer Engineering, University of Toronto, Canada;Dept. of Electrical and Computer Engineering, University of Toronto, Canada;Dept. of Electrical and Computer Engineering, University of Toronto, Canada;Dept. of Electrical and Computer Engineering, University of Toronto, Canada;Dept. of Electrical and Computer Engineering, University of Toronto, Canada;Dept. of Electrical and Computer Engineering, University of Toronto, Canada;Queen's University at Kingston, Canada and Dept. of Electrical and Computer Engineering, University of Toronto, Canada;University of Zagreb, Croatia and Dept. of Electrical and Computer Engineering, University of Toronto, Canada;Dept. of Electrical and Computer Engineering, University of Toronto, Canada;Dept. of Electrical and Computer Engineering, University of Toronto, Canada;Lucent Technologies, Allentown, PA and Dept. of Electrical and Computer Engineering, University of Toronto, Canada
Venue:
DAC '98 Proceedings of the 35th annual Design Automation Conference
Year:
1998

Citing 6
Cited 10

The DASH prototype: implementation and performance

ISCA '92 Proceedings of the 19th annual international symposium on Computer architecture
The Stanford FLASH multiprocessor

ISCA '94 Proceedings of the 21st annual international symposium on Computer architecture
Scalable cache consistency for hierarchically structured multiprocessors

The Journal of Supercomputing
The MIT Alewife machine: architecture and performance

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
Experience in designing a large-scale multiprocessor using field-programmable devices and advanced CAD tools

DAC '96 Proceedings of the 33rd annual Design Automation Conference
A Performance Comparison of Hierarchical Ring- and Mesh- Connected Multiprocessor Networks

HPCA '97 Proceedings of the 3rd IEEE Symposium on High-Performance Computer Architecture

Tornado: maximizing locality and concurrency in a shared memory multiprocessor operating system

OSDI '99 Proceedings of the third symposium on Operating systems design and implementation
kappa NUMA: A Model for Clusters of SMP-Machines

PPAM '01 Proceedings of the th International Conference on Parallel Processing and Applied Mathematics-Revised Papers
Interactive locality optimization on NUMA architectures

Proceedings of the 2003 ACM symposium on Software visualization
The NUMAchine Multiprocessor

ICPP '00 Proceedings of the Proceedings of the 2000 International Conference on Parallel Processing
Energy-efficient embedded software implementation on multiprocessor system-on-chip with multiple voltages

ACM Transactions on Embedded Computing Systems (TECS)
Torus Ring: improving performance of interconnection network by modifying hierarchical ring

Parallel Computing
Project Kittyhawk: building a global-scale computer: Blue Gene/P as a generic computing platform

ACM SIGOPS Operating Systems Review
Experience with building a commodity intel-based ccNUMA system

IBM Journal of Research and Development
SIMT/OMP: a toolset to study and exploit memory locality of OpenMP applications on NUMA architectures

WOMPAT'04 Proceedings of the 5th international conference on OpenMP Applications and Tools: shared Memory Parallel Programming with OpenMP
NISHA: A fault-tolerant NoC router enabling deadlock-free Interconnection of Subnets in Hierarchical Architectures

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes the design and implementation of the NUMAchine multiprocessor. As the market for CC-NUMA multiprocessors expands, this research project provides a timely architectural design and cost-effective prototype. The key to the successful implementation of our 48-processor prototype is the use of off-the-shelf components and programmable logic devices. Since this machine will serve as a research vehicle for parallel software development, a number of hardware features to enhance experimentation have been included in the design.