Layout of the batcher bitonic sorter (extended abstract)

Authors:
Shimon Even;S. Muthukrishnan;Michael S. Paterson;Süleyman Cenk Sahinalp
Affiliations:
Computer Science Department, Technion, Israel Inst. of Tech., Haifa., Israel 32000;Bell Labs, Murray Hill, NJ;Department of Computer Science, University of Warwick, Coventry, CV4 7AL, UK;Department of Computer Science, University of Warwick, Coventry, CV4 7AL, UK
Venue:
Proceedings of the tenth annual ACM symposium on Parallel algorithms and architectures
Year:
1998

Sorting in c log n parallel steps

Combinatorica
The art of computer programming, volume 3: (2nd ed.) sorting and searching

The art of computer programming, volume 3: (2nd ed.) sorting and searching
Area-time complexity for VLSI

STOC '79 Proceedings of the eleventh annual ACM symposium on Theory of computing

Compact grid layouts of multi-level networks

STOC '99 Proceedings of the thirty-first annual ACM symposium on Theory of computing
VLSI layout and packaging of butterfly networks

Proceedings of the twelfth annual ACM symposium on Parallel algorithms and architectures
On the VLSI Area and Bisection Width of Star Graphs and Hierarchical Cubic Networks

IPDPS '01 Proceedings of the 15th International Parallel & Distributed Processing Symposium
Multilayer VLSI Layout for Interconnection Networks

ICPP '00 Proceedings of the Proceedings of the 2000 International Conference on Parallel Processing

Hi-index	0.00