A linear optimal test generation algorithm for interconnect testing

Authors:
Chauchin Su
Affiliations:
Department of Electrical Engineering, National Central University, Chung-Li, Taiwan 32054, R.O.C.
Venue:
Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Year:
1998

Citing 3
Cited 0

Configuring multiple scan chains for minimum test time

ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
Selectable Length Partial Scan: A Method to Reduce Vector Length

Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner
Optimal Sequencing of Scan Registers

Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design

Quantified Score

Hi-index	0.00

Visualization

Abstract