The complexity of minimizing wire lengths in VLSI layouts

  • Authors:
  • Sandeep N. Bhatt;Stavros S. Cosmadakis

  • Affiliations:
  • Yale Univ., New Haven, CT;Massachusetts Institute of Technology, Cambridge, MA

  • Venue:
  • Information Processing Letters
  • Year:
  • 1987

Quantified Score

Hi-index 0.89

Visualization

Abstract