An innovative, segmented high performance FPGA family with variable-grain-architecture and wide-gating functions

Authors:
Om Agrawal;Herman Chang;Brad Sharpe-Geisler;Nick Schmitz;Bai Nguyen;Jack Wong;Giap Tran;Fabiano Fontana;Bill Harding
Affiliations:
Vantis Corporation, 995 Stewart Drive, Sunnyvale, CA;Vantis Corporation, 995 Stewart Drive, Sunnyvale, CA;Vantis Corporation, 995 Stewart Drive, Sunnyvale, CA;Vantis Corporation, 995 Stewart Drive, Sunnyvale, CA;Vantis Corporation, 995 Stewart Drive, Sunnyvale, CA;Vantis Corporation, 995 Stewart Drive, Sunnyvale, CA;Vantis Corporation, 995 Stewart Drive, Sunnyvale, CA;Vantis Corporation, 995 Stewart Drive, Sunnyvale, CA;Vantis Corporation, 995 Stewart Drive, Sunnyvale, CA
Venue:
FPGA '99 Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays
Year:
1999

The effect of LUT and cluster size on deep-submicron FPGA performance and density

FPGA '00 Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays
Sharing of SRAM tables among NPN-equivalent LUTs in SRAM-based FPGAs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The amorphous FPGA architecture

Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays
The effect of LUT and cluster size on deep-submicron FPGA performance and density

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on the 2002 international symposium on low-power electronics and design (ISLPED)

Hi-index	0.00