3D exploration of software schedules for DSP algorithms

Authors:
J. Teich;E. Zitzler;S. S. Bhattacharyya
Affiliations:
Univ. of Paderborn, Paderborn, Germany;Institute TIK, Zürich, Switzerland;Univ. of Maryland, College Park
Venue:
CODES '99 Proceedings of the seventh international workshop on Hardware/software codesign
Year:
1999

Citing 4
Cited 2

Multirate systems and filter banks

Multirate systems and filter banks
Software Synthesis from Dataflow Graphs

Software Synthesis from Dataflow Graphs
Synthesis of Embedded Software from Synchronous Dataflow Specifications

Journal of VLSI Signal Processing Systems
Buffer Memory Optimization in DSP Applications - An Evolutionary Approach

PPSN V Proceedings of the 5th International Conference on Parallel Problem Solving from Nature

The Implementation of Synchronous Dataflow Graphs Using Reconfigurable Hardware

FPL '00 Proceedings of the The Roadmap to Reconfigurable Computing, 10th International Workshop on Field-Programmable Logic and Applications
An empirical characterization of stream programs and its implications for language and compiler design

Proceedings of the 19th international conference on Parallel architectures and compilation techniques

Quantified Score

Hi-index	0.00

Visualization

Abstract