New channel segmentation model and associated routing algorithm for high performance FPGAs

Authors:
Surendra Burman;Chandar Kamalanathan;Naveed Sherwani
Affiliations:
Department of Computer Science, Western Michigan University, Kalamazoo, MI;Department of Computer Science, Western Michigan University, Kalamazoo, MI;Department of Computer Science, Western Michigan University, Kalamazoo, MI
Venue:
ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
Year:
1992

Citing 2
Cited 3

Segmented channel routing

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
Wire routing by optimizing channel assignment within large apertures

DAC '71 Proceedings of the 8th Design Automation Workshop

Architecture and routability analysis for row-based FPGAs

ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
Efficient routability check algorithms for segmented channel routing

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Meta-Heuristic Algorithms for FPGA Segmented Channel Routing Problems with Non-standard Cost Functions

Genetic Programming and Evolvable Machines

Quantified Score

Hi-index	0.00

Visualization

Abstract