Architecture and routability analysis for row-based FPGAs

Authors:
Massoud Pedram;Bahman S. Nobandegani;Bryan T. Preas
Affiliations:
Dept. of EE-Systems, Univ. of Southern California, Los Angeles, CA;Dept. of EE-Systems, Univ. of Southern California, Los Angeles, CA;Computer Science Laboratory, Xerox Palo Alto Research Center, Palo Alto, CA
Venue:
ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
Year:
1993

Segmented channel routing

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
Field-programmable gate arrays

Field-programmable gate arrays
New channel segmentation model and associated routing algorithm for high performance FPGAs

ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
On channel segmentation design for row-based FPGAs

ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design

Quality of EDA CAD Tools: Definitions, Metrics and Directions

ISQED '00 Proceedings of the 1st International Symposium on Quality of Electronic Design
FPGA Architecture: Survey and Challenges

Foundations and Trends in Electronic Design Automation

Hi-index	0.00