Timing distribution in VHDL behavioral models

Authors:
Ashish S. Gadagkar;James R. Armstrong
Affiliations:
Bradley Department of Electrical Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA;Bradley Department of Electrical Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA
Venue:
ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
Year:
1992

Numerical recipes: the art of scientific computing

Numerical recipes: the art of scientific computing
Chip-level modeling with VHDL

Chip-level modeling with VHDL
Designer controlled behavioral synthesis

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
An intermediate representation for behavioral synthesis

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
Algorithms for timing requirement analysis and generation

DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
Numerical Methods of Mathematical Optimization with ALGOL and FORTRAN Programs

Numerical Methods of Mathematical Optimization with ALGOL and FORTRAN Programs
Linear Programming and Network Flows

Linear Programming and Network Flows
Graph Theory with Applications to Engineering and Computer Science (Prentice Hall Series in Automatic Computation)

Graph Theory with Applications to Engineering and Computer Science (Prentice Hall Series in Automatic Computation)

Hi-index	0.00