Verification and management of a multimillion-gate embedded core design

Authors:
Johann Notbauer;Thomas Albrecht;Georg Niedrist;Stefan Rohringer
Affiliations:
Siemens, Austria, Erdberger Laende 26, A-1030 Vienna, Austria;Siemens, Austria, Erdberger Laende 26, A-1030 Vienna, Austria;Siemens, Austria, Erdberger Laende 26, A-1030 Vienna, Austria;Siemens Semiconductors, Babenberger Strasse 10, A-8020 Graz, Austria
Venue:
Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Year:
1999

Citing 3
Cited 6

Concurrent design methodology and configuration management of the SIEMENS EWSD-CCS7E processor system simulation

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
HW/SW coverification performance estimation and benchmark for a 24 embedded RISC core design

DAC '98 Proceedings of the 35th annual Design Automation Conference
VHDL Answers to Frequently Asked Questions

VHDL Answers to Frequently Asked Questions

A Web-CAD methodology for IP-core analysis and simulation

Proceedings of the 37th Annual Design Automation Conference
An efficient architecture model for systematic design of application-specific multiprocessor SoC

Proceedings of the conference on Design, automation and test in Europe
Protected IP-core test generation

Proceedings of the 12th ACM Great Lakes symposium on VLSI
AMLETO: A Multi-language Environment for Functional Test Generation

ITC '01 Proceedings of the 2001 IEEE International Test Conference
A System Level Processor/Communication Co-Exploration Methodology for Multi-Processor System-on-Chip Platforms

Proceedings of the conference on Design, automation and test in Europe - Volume 2
A systematic IP and bus subsystem modeling for platform-based system design

Proceedings of the conference on Design, automation and test in Europe: Proceedings

Quantified Score

Hi-index	0.00

Visualization

Abstract