Performance analysis and technology of 3-D ICs

Authors:
Krishna C. Saraswat;Shukri J. Souri;Kaustav Banerjee;Pawan Kapur
Affiliations:
Department of Electrical Engineering, Stanford University, Stanford, CA;Department of Electrical Engineering, Stanford University, Stanford, CA;Department of Electrical Engineering, Stanford University, Stanford, CA;Department of Electrical Engineering, Stanford University, Stanford, CA
Venue:
SLIP '00 Proceedings of the 2000 international workshop on System-level interconnect prediction
Year:
2000

Wirelength estimation based on rent exponents of partitioning and placement

Proceedings of the 2001 international workshop on System-level interconnect prediction
Toward the accurate prediction of placement wire length distributions in VLSI circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The impact of interstratal interconnect density on the performance of three-dimensional integrated circuits

Proceedings of the 2005 international workshop on System level interconnect prediction
Three-dimensional Integrated Circuit Design

Three-dimensional Integrated Circuit Design
3D-HIM: A 3D High-density Interleaved Memory for bipolar RRAM design

NANOARCH '11 Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures

Hi-index	0.00