Peak power estimation of VLSI circuits: new peak power measures

  • Authors:
  • Michael S. Hsiao;Elizabeth M. Rudnick;James H. Patel

  • Affiliations:
  • Rutgers Univ., Piscataway, NJ;Univ. of Illinois, Urbana;Univ. of Illinois, Urbana

  • Venue:
  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • Year:
  • 2000

Quantified Score

Hi-index 0.00

Visualization

Abstract

New measures of peak power are proposed in the context of sequential circuits, and an efficient automatic procedure is presented to obtain very good lower bounds on these measures, as well as providing the actual input vectors that attain such bounds. Automatic generation of a functional vector loop for near-worst case power consumption is also attained. Experiments show that vector sequences generated give much more accurate estimates of peak power dissipation and are generated in significantly shorter execution times than estimates made from randomly generated sequences for four delay models.