A programmable unified cache architecture for embedded applications

Authors:
Afzal Malik;Bill Moyer;Dan Cermak
Affiliations:
M-CORE Technology Center, Motorola, Inc., P.O. Box 6000, MD TX77-F51, Austin, TX;M-CORE Technology Center, Motorola, Inc., P.O. Box 6000, MD TX77-F51, Austin, TX;M-CORE Technology Center, Motorola, Inc., P.O. Box 6000, MD TX77-F51, Austin, TX
Venue:
CASES '00 Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems
Year:
2000

Citing 0
Cited 4

Embedded cache architecture with programmable write buffer support for power and performance flexibility

CASES '02 Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems
System-level exploration for pareto-optimal configurations in parameterized systems-on-a-chip

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
System-level exploration for Pareto-optimal configurations in parameterized system-on-a-chip (December 2002)

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Multi-objective design space exploration using genetic algorithms

Proceedings of the tenth international symposium on Hardware/software codesign

Quantified Score

Hi-index	0.00

Visualization

Abstract