LES: a layout expert system

Authors:
Y.-L. S. Lin;D. D. Gajski
Affiliations:
Dept. of Computer Science, University of Illinois at Urbana-Champaign, Urbana, IL;Dept. of Information and Computer Science, University of California at Irvine, Irvine, CA
Venue:
DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
Year:
1987

Citing 2
Cited 5

The blackboard model of problem solving

AI Magazine
Introduction to VLSI Systems

Introduction to VLSI Systems

VLSI leaf cell design by understanding circuit structures

IEA/AIE '89 Proceedings of the 2nd international conference on Industrial and engineering applications of artificial intelligence and expert systems - Volume 1
GENAC: an automatic cell synthesis tool

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
PALACE: a layout generator for SCVS logic blocks

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
Expert systems and mathematical optimization approaches on physical layout optimization problems

IEA/AIE '00 Proceedings of the 13th international conference on Industrial and engineering applications of artificial intelligence and expert systems: Intelligent problem solving: methodologies and approaches
A new algorithm for transistor sizing in CMOS circuits

EURO-DAC '90 Proceedings of the conference on European design automation

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we describe an expert system for layout generation in a hierarchical VLSI design system. It applies a combination of rule- and algorithmic-based techniques on a new layout style. Experimental results have demonstrated the superiority of this expert system against various standard-cell systems and its competitiveness with human designers.