Architecture driven partitioning

Authors:
J. Küter;E. Barke
Affiliations:
Infineon Technologies AG, MP TI CS ATS, D-81541 Munich, Germany;Institute of Microelectronic Systems, University of Hannover, D-30167 Hannover, Germany
Venue:
Proceedings of the conference on Design, automation and test in Europe
Year:
2001

Hierarchical partitioning

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Multilevel hypergraph partitioning: application in VLSI domain

DAC '97 Proceedings of the 34th annual Design Automation Conference
A linear-time heuristic for improving network partitions

DAC '82 Proceedings of the 19th Design Automation Conference
Logic emulation with virtual wires

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Hi-index	0.00