Correct high-level synthesis: a formal perspective

Authors:
J. M. Mendías;R. Hermida;M. Fernández
Affiliations:
Dpto. de Arquitectura de Computadores y Automática, Escuela Superior de Informtáica, Universidad Complutense de Madrid, Spain;Dpto. de Arquitectura de Computadores y Automática, Escuela Superior de Informtáica, Universidad Complutense de Madrid, Spain;Dpto. de Arquitectura de Computadores y Automática, Escuela Superior de Informtáica, Universidad Complutense de Madrid, Spain
Venue:
Proceedings of the conference on Design, automation and test in Europe
Year:
1998

Citing 1
Cited 3

Formal Synthesis in Circuit Design - A Classification and Survey

FMCAD '96 Proceedings of the First International Conference on Formal Methods in Computer-Aided Design

Execution condition analysis in high level synthesis: a unified approach

ISSS '00 Proceedings of the 13th international symposium on System synthesis
A global approach to improve conditional hardware reuse in high-level synthesis

Journal of Systems Architecture: the EUROMICRO Journal
Transformation of Equational Specification by Means of Genetic Programming

EuroGP '02 Proceedings of the 5th European Conference on Genetic Programming

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a formal synthesis system which delegates the design space exploration to non-formal, and perhaps incorrect, high level synthesis tools. With a quadratic complexity, our system obtains either a truly correct-by-construction design, since the formal design process constitutes itself the verification process, or demonstrates that the solution found by the conventional tool was incorrect.