Performance-optimal clustering with retiming for sequential circuits

Authors:
Tzu-Chieh Tien;Youn-Long Lin
Affiliations:
Department of Computer Science, Tsing Hua University, Hsin-Chu, Taiwan 30043, R.O.C.;Department of Computer Science, Tsing Hua University, Hsin-Chu, Taiwan 30043, R.O.C.
Venue:
ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Year:
2000

Citing 3
Cited 0

Introduction to algorithms

Introduction to algorithms
Circuit clustering for delay minimization under area and pin constraints

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Optimal clock period clustering for sequential circuits with retiming

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract