Repeater insertion method and its application to a 300MHz 128-bit 2-way superscalar microprocessor

Authors:
Norman Kojima;Yukiko Parameswar;Christian Klingner;Yukio Ohtaguro;Masataka Matsui;Shigeaki Iwasa;Tatsuo Teruyama;Takayoshi Shimazawa;Hideki Takeda;Kouji Hashizume;Haruyuki Tago;Masaaki Yamada
Affiliations:
Design Methodology Dept., System LSI Design Div., Toshiba Corporation Semiconductor Company, 580-1, Horikawa-cho, Saiwai-ku, Kawasaki 210-8520, Japan;Toshiba America Elec. Components, Inc., 1060 Rincon Circle, San Jose, California;Toshiba America Elec. Components, Inc., 1060 Rincon Circle, San Jose, California;System ULSI Engineering Lab., Toshiba Corporation Semiconductor Company, 580-1, Horikawa-cho, Saiwai-ku, Kawasaki 210-8520, Japan;System ULSI Engineering Lab., Toshiba Corporation Semiconductor Company, 580-1, Horikawa-cho, Saiwai-ku, Kawasaki 210-8520, Japan;RISC Processor Development Dept., Microprocessor Div., Toshiba Corporation Semiconductor Company, 580-1, Horikawa-cho, Saiwai-ku, Kawasaki 210-8520, Japan;Microprocessor Design Dept., System LSI Design Div., Toshiba Corporation Semiconductor Company, 580-1, Horikawa-cho, Saiwai-ku, Kawasaki 210-8520, Japan;System ULSI Engineering Lab., Toshiba Corporation Semiconductor Company, 580-1, Horikawa-cho, Saiwai-ku, Kawasaki 210-8520, Japan;System ULSI Engineering Lab., Toshiba Corporation Semiconductor Company, 580-1, Horikawa-cho, Saiwai-ku, Kawasaki 210-8520, Japan;Advanced LSI Technology Development Dept., Toshiba Microelectronics Corp., 580-1, Horikawa-cho, Saiwai-ku, Kawasaki 210-8520, Japan;System ULSI Engineering Lab., Toshiba Corporation Semiconductor Company, 580-1, Horikawa-cho, Saiwai-ku, Kawasaki 210-8520, Japan;Design Methodology Dept., System LSI Design Div., Toshiba Corporation Semiconductor Company, 580-1, Horikawa-cho, Saiwai-ku, Kawasaki 210-8520, Japan
Venue:
ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Year:
2000

Citing 3
Cited 3

Optimal wire sizing and buffer insertion for low power and a generalized delay model

ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
Buffered Steiner tree construction with wire sizing for interconnect layout optimization

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
300MHz design methodology of VU for emotion synthesis

ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference

Importance of CAD tools and methodology in high speed CPU design: invited talk

ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
300MHz design methodology of VU for emotion synthesis

ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Vector Unit Architecture for Emotion Synthesis

IEEE Micro

Quantified Score

Hi-index	0.00

Repeater insertion method and its application to a 300MHz 128-bit 2-way superscalar microprocessor

Quantified Score

Visualization

Abstract