Eliminating isochronic-fork constraints in quasi-delay-insensitive circuits

Authors:
Nattha Sretasereekul;Takashi Nanya
Affiliations:
RCAST, The University of Tokyo, Tokyo, 153-8904;RCAST, The University of Tokyo, Tokyo, 153-8904
Venue:
Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Year:
2001

Citing 3
Cited 1

The limitations to delay-insensitivity in asynchronous circuits

AUSCRYPT '90 Proceedings of the sixth MIT conference on Advanced research in VLSI
Beware the isochronic fork

Integration, the VLSI Journal
Stretching quasi delay insensitivity by means of extended isochronic forks

ASYNC '95 Proceedings of the 2nd Working Conference on Asynchronous Design Methodologies

Monotonic Circuits with Complete Acknowledgement

ASYNC '03 Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

The Quasi-Delay-Insensitive (QDI) model assumes that all the forks are isochronic. The isochronic-fork assumption requires uniform wire delays and uniform switching thresholds of the gates associated with the forking branches. This paper presents a method for determining such forks that do not have to satisfy the isochronic fork requirements, and presents experimental results that show many isochronic forks assumed for existing QDI circuits do not actually have to be "isochronic" or can be even ignored.