The TACO protocol processor simulation environment

  • Authors:
  • Seppo Virtanen;Johan Lilius

  • Affiliations:
  • Turku Centre for Computer Science, Lemminkatsenkatu 14 A, 20520 Turku, Finland;Department of Computer Science and Turku Centre for Computer Science, Abo Akademi University, Lemminkaisenkatu 14 A, 20520 Turku, Finland

  • Venue:
  • Proceedings of the ninth international symposium on Hardware/software codesign
  • Year:
  • 2001

Quantified Score

Hi-index 0.00

Visualization

Abstract

Network hardware design is becoming increasingly challenging because more and more demands are put on network bandwidth and throughput requirements, and on the speed with which new devices can be put on the market. Using current standard techniques (general purpose microprocessors, ASIC's) these goals are difficult to reach simultaneously. One solution to this problem that has recently attracted interest is the design of programmable processors with network-optimized hardware, that is, network or protocol processors. In this paper a simulation framework for a family of TTA protocol processor architectures is proposed. The protocol processors consist of a number of buses with functional units that encapsulate protocol specific operations. The TACO protocol processor simulator is a C++ framework based on SystemC. Functional units are created as C++ classes, which makes it easy to experiment with different configurations of the processor to see its performance.