CORPORATE Fairchild
-
Structuring an instruction cache
ACM SIGARCH Computer Architecture News
The Clipper processor: instruction set architecture and implementation
Communications of the ACM
RST Cache Memory Design for a Highly Coupled Multiprocessor System
IEEE Micro