A data scheduler for multi-context reconfigurable architectures

Authors:
Marcos Sanchez-Elez;Milagros Fernández;Roman Hermida;Rafael Maestre;Fadi Kurdahi;Nader Bagherzadeh
Affiliations:
Universidad Complutense, Madrid, Spain;Universidad Complutense, Madrid, Spain;Universidad Complutense, Madrid, Spain;Universidad Complutense, Madrid, Spain;University of California, Irvine, CA;University of California, Irvine, CA
Venue:
Proceedings of the 14th international symposium on Systems synthesis
Year:
2001

Citing 6
Cited 0

Kernel scheduling in reconfigurable computing

DATE '99 Proceedings of the conference on Design, automation and test in Europe
An automated temporal partitioning and loop fission approach for FPGA based reconfigurable synthesis of DSP applications

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
MorphoSys: case study of a reconfigurable computing system targeting multimedia applications

Proceedings of the 37th Annual Design Automation Conference
FPGA and CPLD Architectures: A Tutorial

IEEE Design & Test
Dynamic Storage Allocation: A Survey and Critical Review

IWMM '95 Proceedings of the International Workshop on Memory Management
A Framework for Scheduling and Context Allocation in Reconfigurable Computing

Proceedings of the 12th international symposium on System synthesis

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present an approach to the problem of data scheduling for multi-context reconfigurable architectures targeting DSP applications. The main goal is to improve applications execution time, through the integration of the data scheduler within a compilation framework specifically conceived for these architectures. Some amount of on-chip data storage is assumed to be available in the reconfigurable architecture. Therefore the data scheduler tries to optimally exploit this storage, saving data transfers between on-chip and external memories. In order to do this, specific algorithms for data placement and replacement have been designed. We also show that a suitable data scheduling could decrease the number of operations required to implement the dynamic reconfiguration of the system.