A Framework for Scheduling and Context Allocation in Reconfigurable Computing

Authors:
R. Maestre;M. Fernandez;R. Hermida;N. Bagherzadeh
Affiliations:
Departamento de Arquitectura de Computadores y Automática, Universidad Complutense - 28040 Madrid, SPAIN;Departamento de Arquitectura de Computadores y Automática, Universidad Complutense - 28040 Madrid, SPAIN;Departamento de Arquitectura de Computadores y Automática, Universidad Complutense - 28040 Madrid, SPAIN;Department of Electrical and Computer Engineering, University of California, Irvine, California
Venue:
Proceedings of the 12th international symposium on System synthesis
Year:
1999

Citing 5
Cited 10

Kernel scheduling in reconfigurable computing

DATE '99 Proceedings of the conference on Design, automation and test in Europe
Temporal partitioning combined with design space exploration for latency minimization of run-time reconfigured designs

DATE '99 Proceedings of the conference on Design, automation and test in Europe
Optimal temporal partitioning and synthesis for reconfigurable architectures

Proceedings of the conference on Design, automation and test in Europe
Architectural Synthesis Techniques for Dynamically Reconfigurable Logic

FPL '96 Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers
Temporal Partitioning and Scheduling for Reconfigurable Computing

FCCM '98 Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines

A HW/SW partitioning algorithm for dynamically reconfigurable architectures

Proceedings of the conference on Design, automation and test in Europe
A data scheduler for multi-context reconfigurable architectures

Proceedings of the 14th international symposium on Systems synthesis
Run-time HW/SW codesign for discrete event systems using dynamically reconfigurable architectures

ISSS '00 Proceedings of the 13th international symposium on System synthesis
Configuration management in multi-context reconfigurable systems for simultaneous performance and power optimizations

ISSS '00 Proceedings of the 13th international symposium on System synthesis
A framework for reconfigurable computing: task scheduling and context management

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - System Level Design
HW/SW codesign techniques for dynamically reconfigurable architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Optimal vs. Heuristic Approaches to Context Scheduling for Multi-Context Reconfigurable Architectures

FCCM '00 Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines
Optimal vs. Heuristic Approaches to Context Scheduling for Multi-Context Reconfigurable Architectures

ICCD '00 Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors
A scalable wide-issue clustered VLIW with a reconfigurable interconnect

Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems
Modern development methods and tools for embedded reconfigurable systems: A survey

Integration, the VLSI Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Reconfigurable computing is emerging as a viable design alternative to implement a wide range of computationally intensive applications. The scheduling problem becomes a really critical issue in achieving the high performance that these kind of applications demands. This paper describes the different aspects regarding the scheduling problem in a reconfigurable architecture. We also propose a general strategy in order to perform at compilation time a scheduling that includes all possible optimizations regarding context (configuration) and data transfers. In particular, we focus especially on the methodology and mechanisms to solve the context scheduling. Some experimental results are presented to validate our assumptions. Finally, the problem of data transfers is only formulated and will be addressed in future work.