Optimal design of delta-sigma ADCs by design space exploration

Authors:
Ovidiu Bajdechi;Johan H. Huijsing;Georges Gielen
Affiliations:
Delft University of Technology, 2600GA Delft, The Netherlands;Delft University of Technology, Delft, The Netherlands;Katholieke Universiteit Leuven, Leuven, Belgium
Venue:
Proceedings of the 39th annual Design Automation Conference
Year:
2002

Citing 0
Cited 4

Highly Digital, Low-Cost Design of Statistic Signal Acquisition in SoCs

Proceedings of the conference on Design, automation and test in Europe - Volume 3
A combined feasibility and performance macromodel for analog circuits

Proceedings of the 42nd annual Design Automation Conference
Deterministic approaches to analog performance space exploration (PSE)

Proceedings of the 42nd annual Design Automation Conference
A continuous-time delta-sigma modulator for 802.11a/b/g WLAN implemented with a hierarchical bottom-up optimization methodology

Analog Integrated Circuits and Signal Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

An algorithm for architecture-level exploration of &SGR;D ADC design space is presented. The algorithm finds an optimal solution by exhaustively exploring both single-loop and cascaded architectures, with single-bit or multi-bit quantizer, for a range of oversampling ratios. A fast filter-level step evaluates the performance of all loop-filter topologies and passes the accepted solutions to the architecture-level optimization step which maps the filters on feasible architectures and evaluates their performance. The power consumption of each accepted architecture is estimated and the best top-ten solutions in terms of the ratio of peak SNDR versus power consumption are further optimized for yield. Experimental results for two different design targets are presented. They show that previously published solutions are among the best architectures for a given target but that better solutions can be designed.