Configurable parallel memory architecture for multimedia computers
Journal of Systems Architecture: the EUROMICRO Journal
On Design of Parallel Memory Access Schemes for Video Coding
Journal of VLSI Signal Processing Systems
Configurable implementation of parallel memory based real-time video downscaler
Microprocessors & Microsystems
Embedded DSP Processor Design: Application Specific Instruction Set Processors
Embedded DSP Processor Design: Application Specific Instruction Set Processors
Large Matrix Multiplication on a Novel Heterogeneous Parallel DSP Architecture
APPT '09 Proceedings of the 8th International Symposium on Advanced Parallel Processing Technologies
A configurable motion estimation architecture for block-matching algorithms
IEEE Transactions on Circuits and Systems for Video Technology
| Hi-index | 0.00 |