Implementation aspects of a SPARC V9 complete machine simulator

Authors:
Bill Clarke;Adam Czezowski;Peter Strazdins
Affiliations:
Australian National University, Acton, ACT 0200, Australia;Australian National University, Acton, ACT 0200, Australia;Australian National University, Acton, ACT 0200, Australia
Venue:
ACSC '02 Proceedings of the twenty-fifth Australasian conference on Computer science - Volume 4
Year:
2002

Citing 7
Cited 5

Specifying representations of machine instructions

ACM Transactions on Programming Languages and Systems (TOPLAS)
Performance of database workloads on shared-memory systems with out-of-order processors

Proceedings of the eighth international conference on Architectural support for programming languages and operating systems
Complete Computer System Simulation: The SimOS Approach

IEEE Parallel & Distributed Technology: Systems & Technology
Performance Analysis and Its Impact on Design

Computer
A Hybrid Simulation Approach Enabling Performance Characterization of Large Software Systems

MASCOTS '97 Proceedings of the 5th International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems
Using complete machine simulation to understand computer system behavior

Using complete machine simulation to understand computer system behavior
SimICS/sun4m: a virtual workstation

ATEC '98 Proceedings of the annual conference on USENIX Annual Technical Conference

Solemn: Solaris Emulation Mode for Sparc Sulima

ANSS '04 Proceedings of the 37th annual symposium on Simulation
Simple eight bit, emulated computers for illustrating computer architecture concepts and providing a starting point for student designs

ACE '07 Proceedings of the ninth Australasian conference on Computing education - Volume 66
Efficient cycle-accurate simulation of the UltraSPARC III CPU

ACSC '07 Proceedings of the thirtieth Australasian conference on Computer science - Volume 62
DSiMCluster: A Simulation Model for Efficient Memory Analysis Experiments of DSM Clusters

Simulation
A versatile generator of instruction set simulators and disassemblers

SPECTS'09 Proceedings of the 12th international conference on Symposium on Performance Evaluation of Computer & Telecommunication Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we present work in progress in the development of a complete machine simulator for the UltraSPARC, an implementation of the SPARC V9 architecture. The complexity of the UltraSPARC ISA presents many challenges in developing a reliable and yet reasonably efficient implementation of such a simulator. Our implementation includes a heavily object-oriented design for the simulator modules and infrastructure, caching of repeated computations for performance, adding an OS (system call) emulation mode to the simulator and a variety of testing strategies. An ultimate and critical goal in constructing such an artifact is to successfully boot an existing operating system from it; we describe techniques implemented so far, and outline the remaining work and issues, in order to achieve this goal.