Modeling methodology: the shortest processing time first (SPTF) dispatch rule and some variants in semiconductor manufacturing

Authors:
Oliver Rose
Affiliations:
University of Würzburg, Würzburg, 97074, GERMANY
Venue:
Proceedings of the 33nd conference on Winter simulation
Year:
2001

Citing 1
Cited 6

Theory, Volume 1, Queueing Systems

Theory, Volume 1, Queueing Systems

Scheduling and dispatching: some issues of the critical ratio dispatch rule in semiconductor manufacturing

Proceedings of the 34th conference on Winter simulation: exploring new frontiers
Factory scheduling and dispatching: constant time interval production planning with application to WIP control in semiconductor fabrication

Proceedings of the 35th conference on Winter simulation: driving innovation
Factory scheduling and dispatching: accelerating products under due-date oriented dispatching rules in semiconductor manufacturing

Proceedings of the 35th conference on Winter simulation: driving innovation
Economy of scale effects for large wafer fabs

Proceedings of the 38th conference on Winter simulation
Development and introduction of a combined dispatching policy at a high-mix low-volume ASIC facility

Proceedings of the Winter Simulation Conference
A detailed model for a high-mix low-volume asic fab

Proceedings of the Winter Simulation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

Looking for appropriate dispatch rules for semiconductor fabrication facilities (wafer fabs), practitioners often intend to use the Shortest Processing Time First (SPTF) rule because it is said to reduce cycle times. In our study, we show, however, that this positive effect on cycle times can be achieved in single machine systems but not necessarily in complete wafer fabs. In addition, we discuss variants of the SPTF rule.