A path-based technique for estimating hardware runtime in HW/SW-Cosynthesis

Authors:
Jörg Henkel;Rolf Ernst
Affiliations:
Technical Univ. Braunschweig, Braunschweig, Germany;Technical Univ. Braunschweig, Braunschweig, Germany
Venue:
Readings in hardware/software co-design
Year:
2001

Citing 9
Cited 0

The annealing algorithm

The annealing algorithm
Adaptation of partitioning and high-level synthesis in hardware/software co-synthesis

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Hardware-software co-design and ESDA

DAC '94 Proceedings of the 31st annual Design Automation Conference
A binary-constraint search algorithm for minimizing hardware during hardware/software partitioning

EURO-DAC '94 Proceedings of the conference on European design automation
A method for partitioning UNITY language in hardware and software

EURO-DAC '94 Proceedings of the conference on European design automation
Hardware/software partitioning and minimizing memory interface traffic

EURO-DAC '94 Proceedings of the conference on European design automation
Hardware-Software Cosynthesis for Microcontrollers

IEEE Design & Test
A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem

CODES '94 Proceedings of the 3rd international workshop on Hardware/software co-design
An approach to the adaptation of estimated cost parameters in the COSYMA system

CODES '94 Proceedings of the 3rd international workshop on Hardware/software co-design

Quantified Score

Hi-index	0.00

Visualization

Abstract

One of the key issues in hardware/software-cosynthesis is precise estimation. The usual local estimation techniques are inadequate for globally optimizing compilers and synthesis tools. We present a path based estimation technique which allows a computation time/quality tradeoff. The results show acceptable computation times while revealing much more potential parallelism than local list scheduling.