Hardware/software partitioning and minimizing memory interface traffic

Authors:
Axel Jantsch;Peeter Ellervee;Ahmed Hemani;Johnny Öberg;Hannu Tenhunen
Affiliations:
Electronic System Design Laboratory, Royal Institute of Technology, ESDLab, Electrum 229, S-16440 Kista, Sweden;Electronic System Design Laboratory, Royal Institute of Technology, ESDLab, Electrum 229, S-16440 Kista, Sweden;Electronic System Design Laboratory, Royal Institute of Technology, ESDLab, Electrum 229, S-16440 Kista, Sweden;Electronic System Design Laboratory, Royal Institute of Technology, ESDLab, Electrum 229, S-16440 Kista, Sweden;Electronic System Design Laboratory, Royal Institute of Technology, ESDLab, Electrum 229, S-16440 Kista, Sweden
Venue:
EURO-DAC '94 Proceedings of the conference on European design automation
Year:
1994

Citing 3
Cited 17

Introduction to algorithms

Introduction to algorithms
An adaptive machine architecture and compiler for dynamic processor reconfigurations

An adaptive machine architecture and compiler for dynamic processor reconfigurations
A neural net based self organising scheduling algorithm

EURO-DAC '90 Proceedings of the conference on European design automation

An approach to interface synthesis

ISSS '95 Proceedings of the 8th international symposium on System synthesis
A path-based technique for estimating hardware runtime in HW/SW-cosynthesis

ISSS '95 Proceedings of the 8th international symposium on System synthesis
A hardware/software partitioner using a dynamically determined granularity

DAC '97 Proceedings of the 34th annual Design Automation Conference
Automated composition of hardware components

DAC '98 Proceedings of the 35th annual Design Automation Conference
Efficient system exploration and synthesis of applications with dynamic data storage and intensive data transfer

DAC '98 Proceedings of the 35th annual Design Automation Conference
COFTA: Hardware-Software Co-Synthesis of Heterogeneous Distributed Embedded Systems for Low Overhead Fault Tolerance

IEEE Transactions on Computers
Codex-dp: co-design of communicating systems using dynamic programming

DATE '99 Proceedings of the conference on Design, automation and test in Europe
A path-based technique for estimating hardware runtime in HW/SW-Cosynthesis

Readings in hardware/software co-design
PACE: A Dynamic Programming Algorithm for Hardware/Software Partitioning

CODES '96 Proceedings of the 4th International Workshop on Hardware/Software Co-Design
The Interplay of Run-Time Estimation and Granularity in HW/SW Partitioning

CODES '96 Proceedings of the 4th International Workshop on Hardware/Software Co-Design
Software acceleration using programmable logic: is it worth the effort?

CODES '97 Proceedings of the 5th International Workshop on Hardware/Software Co-Design
Aspects of system modelling in Hardware/Software partitioning

RSP '96 Proceedings of the 7th IEEE International Workshop on Rapid System Prototyping (RSP '96)
A Novell Allocation Strategy for Control and Memory Intensive Telecommunication Circiuts

VLSID '96 Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile Communication
Exploration and Synthesis of Dynamic Data Sets in Telecom Network Applications

Proceedings of the 12th international symposium on System synthesis
Low Energy Data Management for Different On-Chip Memory Levels in Multi-Context Reconfigurable Architectures

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Finding optimal hardware/software partitions

Formal Methods in System Design
Pipelining-based tradeoffs for hardware/software codesign of multimedia systems

EURO-PDP'00 Proceedings of the 8th Euromicro conference on Parallel and distributed processing

Quantified Score

Hi-index	0.00

Hardware/software partitioning and minimizing memory interface traffic

Quantified Score

Visualization

Abstract