Systematic concurrent object-oriented programming
Communications of the ACM
Real-time object-oriented modeling
Real-time object-oriented modeling
Hardware/software partitioning and minimizing memory interface traffic
EURO-DAC '94 Proceedings of the conference on European design automation
Behavioral synthesis methodology for HDL-based specification and validation
DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Background memory management for dynamic data structure intensive processing systems
ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
Embedded system synthesis by timing constraints solving
ISSS '97 Proceedings of the 10th international symposium on System synthesis
Fast and extensive system-level memory exploration for ATM applications
ISSS '97 Proceedings of the 10th international symposium on System synthesis
High-level address optimization and synthesis techniques for data-transfer-intensive applications
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Minimizing the required memory bandwidth in VLSI system realizations
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A System Design Methodology for Telecommunication Network Applications
GLS '97 Proceedings of the 7th Great Lakes Symposium on VLSI
Flow Graph Balancing for Minimizing the Required Memory Bandwidth
ISSS '96 Proceedings of the 9th international symposium on System synthesis
ADOPT: Efficient Hardware Address Generation in Distributed Memory Architectures
ISSS '96 Proceedings of the 9th international symposium on System synthesis
Transforming set data types to power optimal data structures
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
System-level data format exploration for dynamically allocated data structures
Proceedings of the 37th Annual Design Automation Conference
DATE '00 Proceedings of the conference on Design, automation and test in Europe
DATE '00 Proceedings of the conference on Design, automation and test in Europe
Proceedings of the 2002 international symposium on Low power electronics and design
Memory management for embedded network applications
Readings in hardware/software co-design
System-level exploration of association table implementations in telecom network applications
ACM Transactions on Embedded Computing Systems (TECS)
WOSP '02 Proceedings of the 3rd international workshop on Software and performance
HiPC '00 Proceedings of the 7th International Conference on High Performance Computing
Dynamic Memory Oriented Transformations in the MPEG4 IM1-Player on a Low Power Platform
PACS '00 Proceedings of the First International Workshop on Power-Aware Computer Systems-Revised Papers
Exploration and Synthesis of Dynamic Data Sets in Telecom Network Applications
Proceedings of the 12th international symposium on System synthesis
Proceedings of the conference on Design, automation and test in Europe: Proceedings
Journal of Systems Architecture: the EUROMICRO Journal
Science of Computer Programming
Memory-access-aware data structure transformations for embedded software with dynamic data accesses
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on the 2002 international symposium on low-power electronics and design (ISLPED)
| Hi-index | 0.00 |
Matisse is a design flow intended for developing embedded systems characterize dby tight inter action b etwe encontrol and data-flow behavior, intensive data storage and tr ansfer, dynamic creation of data, and stringent real-time requirements. Matisse bridges the gap from a system specification, using a cocurr ent obje ct-oriented language, to an optimize d embedded single-chip HW/SW implementation. Matisse supp orts stepwise system-level exploration and refinement, memory architecture exploration, and gradualincorporation of timing constr aints b efore going to tr aditional tools for HW synthesis, SW compilation, and HW/SW interprocessor communication synthesis. Application of Matisse on telecom protocol processing systems shows significant improvements in area usage and power c onsumption.