System-level data format exploration for dynamically allocated data structures

Authors:
Peeter Ellervee;Miguel Miranda;Francky Catthoor;Ahmed Hemani
Affiliations:
ESD, KTH, Electrum 229, S-16440 Kista, Sweden;IMEC, Kapeldreef 7, B-3001 Leuven, Belgium;IMEC, Kapeldreef 7, B-3001 Leuven, Belgium and Katholieke Universiteit, Leuven;ESD, KTH, Electrum 229, S-16440 Kista, Sweden
Venue:
Proceedings of the 37th Annual Design Automation Conference
Year:
2000

Citing 9
Cited 1

REAL: a program for REgister ALlocation

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
High-level synthesis: introduction to chip and system design

High-level synthesis: introduction to chip and system design
In-place memory management of algebraic algorithms on application specific ICs

Journal of VLSI Signal Processing Systems - Special issue: algorithms and parallel VSLI architecture
PHIDEO: high-level synthesis for high throughput applications

Journal of VLSI Signal Processing Systems - Special issue on design environments for DSP
Synthesis of application-specific memory designs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Fast and extensive system-level memory exploration for ATM applications

ISSS '97 Proceedings of the 10th international symposium on System synthesis
Efficient system exploration and synthesis of applications with dynamic data storage and intensive data transfer

DAC '98 Proceedings of the 35th annual Design Automation Conference
Global multimedia system design exploration using accurate memory organization feedback

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design

Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design

References

SystemC

Quantified Score

Hi-index	0.00

Visualization

Abstract

Memory bandwidth and pow er consumption are important design bottlenecks for data dominated applications. We propose a systematic system level exploration approach and formalised techniques to alleviate these bottlenec ks based on rearranging the format of the data records that are later stored in memory. The technique exploits parallelism in the data transfer and reduction in bit waste. Using our approach on sev eral real-life ATM processing applications, significant reduction in size, bandwidth and hence pow er consumption are obtained.