Memory management for embedded network applications

Authors:
Sven Wuytack;Julio L. da Silva, Jr.;Francky Catthoor;Gjalt de Jong;Chantal Ykman-Couvreur
Affiliations:
Inter-Univ. Micro-Electronics Center, Leuven, Belgium;Pontifica Univ. Catolica do Rio Grande do Sul, Brasil;Inter-Univ. Micro-Electronics Center, Leuven, Belgium;Alcatel Telecom, Antwerp, Belgium;Inter-Univ. Micro-Electronics Center, Leuven, Belgium
Venue:
Readings in hardware/software co-design
Year:
2001

Citing 11
Cited 1

High-level synthesis: introduction to chip and system design

High-level synthesis: introduction to chip and system design
Instruction level power analysis and optimization of software

Journal of VLSI Signal Processing Systems - Special issue on technologies for wireless computing
Allocation of multiport memories for hierarchical data stream

ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
Fast and extensive system-level memory exploration for ATM applications

ISSS '97 Proceedings of the 10th international symposium on System synthesis
Efficient system exploration and synthesis of applications with dynamic data storage and intensive data transfer

DAC '98 Proceedings of the 35th annual Design Automation Conference
Power exploration for dynamic data types through virtual memory management refinement

ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
High-level address optimization and synthesis techniques for data-transfer-intensive applications

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Scalable Processors in the Billion-Transistor Era: IRAM

Computer
Dynamic Storage Allocation: A Survey and Critical Review

IWMM '95 Proceedings of the International Workshop on Memory Management
Flow Graph Balancing for Minimizing the Required Memory Bandwidth

ISSS '96 Proceedings of the 9th international symposium on System synthesis
Transforming set data types to power optimal data structures

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Systematic methodology for exploration of performance - Energy trade-offs in network applications using Dynamic Data Type refinement

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

In embedded network applications, typically a very large part of the area cost is due to memory units. Also the power for such applications is heavily dominated by the storage and transfers. Given its importance, we have developed a systematic memory management methodology in which the storage related issues are optimized as a first step. In this paper, we present our methodology for embedded network applications. It includes both a dynamic memory management stage, where the data types and virtual memory managers are defined, and a physical memory management stage, where the costume memory architecture is defined. As demonstrated on an industrial example, the application of the methodology results in a heavily power and/or area optimized custom memory architecture for a given application.