An Efficient IDCT Processor Design for HDTV Applications

Authors:
Jiun-In Guo; Jui-Cheng Yen
Affiliations:
Department of Computer Science and Information Engineering, National Chung-Cheng University, Chiayi, Taiwan, 621, Republic of China;Department of Electronics Engineering, National Lien-Ho Institute of Technology, Miaoli, Taiwan, 360, Republic of China
Venue:
Journal of VLSI Signal Processing Systems
Year:
2002

Citing 9
Cited 1

Fundamentals of digital image processing

Fundamentals of digital image processing
Systolic Architectures for the Computation of the Discrete Hartley and the Discrete Cosine Transforms Based on Prime Factor Decomposition

IEEE Transactions on Computers
Techniques and standards for image, video, and audio coding

Techniques and standards for image, video, and audio coding
Digital Picture Processing

Digital Picture Processing
Fast algorithm for computing discrete cosine transform

IEEE Transactions on Signal Processing
New fast recursive algorithms for the computation of discretecosine and sine transforms

IEEE Transactions on Signal Processing
A cost-effective 8×8 2-D IDCT core processor with folded architecture

IEEE Transactions on Consumer Electronics
Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A 100 MHz 2-D 8×8 DCT/IDCT processor for HDTV applications

IEEE Transactions on Circuits and Systems for Video Technology

High Throughput Parallel-Pipeline 2-D DCT/IDCT Processor Chip

Journal of VLSI Signal Processing Systems

Quantified Score

Hi-index	0.02

Visualization

Abstract

This paper proposes a high performance and low cost inverse discrete cosine transform (IDCT) processor for high definition Television (HDTV) applications by using cyclic convolution and hardwired multipliers. By properly arranging the input sequence, we formulate the one-dimensional (1-D) IDCT into cyclic convolution that is regular and suitable for VLSI implementation. The hardwired multiplier that implements multiplication with IDCT coefficients are first scaled and optimized by using the common sub-expression techniques. Based on these techniques, the data-path in the proposed two-dimensional (2-D) IDCT design costs 7504 gates plus 1024 bits of memory with 100 M pixels/sec throughput according to the cost estimation based on the cell library of COMPASS 0.6 μm SPDM CMOS technology. Also, we have verified that the precision analysis of the proposed 2-D 8 × 8 IDCT meets the demands of IEEE Std. 1180-1990. Due to the good performance in the computing speed as well as the hardware cost, the proposed design is compact and suitable for HDTV applications. This design methodology can be applied to forward DCT as well as other transforms like discrete sine transform (DST), discrete Fourier transform (DFT), and discrete Hartley transform (DHT).