A library compatible driving point model for on-chip RLC interconnects

Authors:
Kanak Agarwal;Dennis Sylvester;David Blaauw
Affiliations:
University of Michigan;University of Michigan;University of Michigan
Venue:
Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systems
Year:
2002

Citing 4
Cited 0

A realizable driving point model for on-chip interconnect with inductance

Proceedings of the 37th Annual Design Automation Conference
CMOS gate delay models for general RLC loading

ICCD '97 Proceedings of the 1997 International Conference on Computer Design (ICCD '97)
Quick On-Chip Self- and Mutual-Inductance Screen

ISQED '00 Proceedings of the 1st International Symposium on Quality of Electronic Design
Performance computation for precharacterized CMOS gates with RC loads

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a new library compatible approach to gate-level timing characterization in the presence of RLC interconnect loads. We describe a two-ramp model based on transmission line theory that accurately predicts both the 50% delay and waveform shape (slew rate) at the driver output when inductive effects are significant. The approach does not rely on piecewise linear Thevenin voltage sources. It is compatible with existing library characterization methods and is computationally efficient. Results are compared with SPICE and demonstrate typical errors under 10% for both delay and slew rate.