Approximate Symbolic Analysis of Hierarchically Decomposed Analog Circuits

  • Authors:
  • O. Guerra;E. Roca;F. V. Fernández;A. Rodríguez-Vázquez

  • Affiliations:
  • Instituto de Microelectrónica de Sevilla, Centro Nacional de Microelectrónica, Edificio CNM, Avda. Reina Mercedes s/n., E-41012-Sevilla, Spain, Tel.: 34 955056666, Fax: 34 955056686;Instituto de Microelectrónica de Sevilla, Centro Nacional de Microelectrónica, Edificio CNM, Avda. Reina Mercedes s/n., E-41012-Sevilla, Spain, Tel.: 34 955056666, Fax: 34 955056686;Instituto de Microelectrónica de Sevilla, Centro Nacional de Microelectrónica, Edificio CNM, Avda. Reina Mercedes s/n., E-41012-Sevilla, Spain, Tel.: 34 955056666, Fax: 34 955056686 and ...;Instituto de Microelectrónica de Sevilla, Centro Nacional de Microelectrónica, Edificio CNM, Avda. Reina Mercedes s/n., E-41012-Sevilla, Spain, Tel.: 34 955056666, Fax: 34 955056686 and ...

  • Venue:
  • Analog Integrated Circuits and Signal Processing
  • Year:
  • 2002

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper presents a methodology for the symbolic analysis of large analog integrated circuits using a hierarchical approach. The drawbacks of previous approaches are solved by the introduction of error-controlled approximation strategies. A proper modeling methodology through the different hierarchical levels allows to combine the optimum techniques for generation of the symbolic expressions and the most efficient numerical techniques for error control. These approximation strategies together with mechanisms for partitioning and union of blocks through the hierarchy yield optimum results in terms of speed, accuracy and complexity of the symbolic results.