A simulation-based method for the verification of shared memory in multiprocessor systems

Authors:
Scott Taylor;Carl Ramey;Craig Barner;David Asher
Affiliations:
Intel Corporation;Stargen, Inc.;Cavium Networks;Cavium Networks
Venue:
Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Year:
2001

Citing 7
Cited 2

The SGI Origin: a ccNUMA highly scalable server

Proceedings of the 24th annual international symposium on Computer architecture
Functional verification of a multiple-issue, out-of-order, superscalar Alpha processor—the DEC Alpha 21264 microprocessor

DAC '98 Proceedings of the 35th annual Design Automation Conference
Multiprocessing design verification methodology for Motorola MPC74XX PowerPC microprocessor

Proceedings of the 37th Annual Design Automation Conference
Data Structures and Their Algorithms

Data Structures and Their Algorithms
Multiprocessor Validation of the Pentium Pro

Computer
Verifying Distributed Directory-Based Cahce Coherence Protocols: S3.mp, a Case Study

Euro-Par '95 Proceedings of the First International Euro-Par Conference on Parallel Processing
The 'Test Model-Checking' Approach to the Verification of Formal Memory Models of Multiprocessors

CAV '98 Proceedings of the 10th International Conference on Computer Aided Verification

Validating power architecture™ technology-based MPSoCs through executable specifications

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Targeted random test generation for power-aware multicore designs

ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special section on verification challenges in the concurrent world

Quantified Score

Hi-index	0.00

Visualization

Abstract

As processor architectural complexity increases, greater effort must be focused on functional verification of the chip as a component of the system. Multiprocessor verification presents a particular challenge in terms of both difficulty and importance. While formal methods have made significant progress in the validation of coherence protocols, these methods are not always practical to apply to the structural implementation of a complex microprocessor. This paper describes a simulation-based approach to modeling and checking the shared-memory properties of the Alpha architecture by using a directed acyclic graph to represent memory-access orderings. The resulting tool is integrated with a simulation model of an Alpha implementation, allowing the user to verify aspects of the implementation with respect to the overall architectural specification. Both an implementation-independent and an implementation-specific version of the tool are discussed.