Frequency Response Verification of Analog Circuits Using Global Optimization Techniques

  • Authors:
  • Suresh Seshadri;Jacob A. Abraham

  • Affiliations:
  • Computer Engineering Research Center, The University of Texas at Austin, Austin, TX 78712, USA. suresh.seshadri@eng.sun.com;Computer Engineering Research Center, The University of Texas at Austin, Austin, TX 78712, USA

  • Venue:
  • Journal of Electronic Testing: Theory and Applications
  • Year:
  • 2001

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper develops a new formal technique to verify the frequency response of analog circuits using global optimization techniques. Since simulation-based approaches are unable to cover the design space, there is a need for formal approaches to verify large circuits. Drawing parallels from the digital domain, the verification problem in the analog domain is modeled as a non-linear optimization problem and solved using global optimization techniques by ensuring that the implementation response is bounded within an envelope around the specification. We also address the problem of verifying frequency response under the influence of parameter variations. Direct as well as indirect techniques are illustrated using accurate frequency response models. Experimental results are presented to show the effectiveness of the proposed methodology.