A formal approach to nonlinear analog circuit verification

Authors:
Lars Hedrich;Erich Barke
Affiliations:
Institute of Microelectronic Systems, Department of Electrical Engineering, University of Hanover, D-30167 Hanover, Germany;Institute of Microelectronic Systems, Department of Electrical Engineering, University of Hanover, D-30167 Hanover, Germany
Venue:
ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
Year:
1995

Citing 1
Cited 10

Geometric Theory of Nonlinear Dynamical Networks

EUROCAST '91 Proceedings of the A Selection of Papers from the Second International Workshop on Computer Aided Systems Theory

Frequency Response Verification of Analog Circuits Using Global Optimization Techniques

Journal of Electronic Testing: Theory and Applications
Feedback Driven Backtrace of Analog Signals and its Application to Circuit Verification and Test

ARVLSI '99 Proceedings of the 20th Anniversary Conference on Advanced Research in VLSI
Towards formal verification of analog designs

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Verification of analog/mixed-signal circuits using labeled hybrid petri nets

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Review: Formal verification of analog and mixed signal designs: A survey

Microelectronics Journal
Instrumenting AMS assertion verification on commercial platforms

ACM Transactions on Design Automation of Electronic Systems (TODAES)
The Case for Analog Circuit Verification

Electronic Notes in Theoretical Computer Science (ENTCS)
Advanced methods for equivalence checking of analog circuits with strong nonlinearities

Formal Methods in System Design
On behavioral model equivalence checking for large analog/mixed signal systems

Proceedings of the International Conference on Computer-Aided Design
From statistical model checking to statistical model inference: characterizing the effect of process variations in analog circuits

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

This contribution presents an approach to nonlinear dynamic analog circuit verification. The input-output behavior of two systems is analyzed to check whether they are functionally similar. The algorithm compares the implicit nonlinear state space descriptions of the two systems on the same or on different levels of abstraction by sampling the state spaces and by building a nonlinear one-to-one mapping of the state spaces. Some examples demonstrate the feasibility of our approach.