A formal approach to nonlinear analog circuit verification
ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
IEEE Spectrum
A formal approach to verification of linear analog circuits wth parameter tolerances
Proceedings of the conference on Design, automation and test in Europe
Model checking algorithms for analog verification
Proceedings of the 39th annual Design Automation Conference
Discrete Event Dynamic Systems
Timing Assumptions and Verification of Finite-State Concurrent Systems
Proceedings of the International Workshop on Automatic Verification Methods for Finite State Systems
On Discrete Modeling and Model Checking for Nonlinear Analog Systems
CAV '02 Proceedings of the 14th International Conference on Computer Aided Verification
A symbolic core approach to the formal verification of integrated mixed-mode applications
EDTC '97 Proceedings of the 1997 European conference on Design and Test
Formal Verification of Synthesized Analog Designs
ICCD '99 Proceedings of the 1999 IEEE International Conference on Computer Design
Towards formal verification of analog designs
Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Verifying analog oscillator circuits using forward/backward abstraction refinement
Proceedings of the conference on Design, automation and test in Europe: Proceedings
The Case for Analog Circuit Verification
Electronic Notes in Theoretical Computer Science (ENTCS)
PHAVer: algorithmic verification of hybrid systems past hytech
HSCC'05 Proceedings of the 8th international conference on Hybrid Systems: computation and control
Timed state space exploration using POSETs
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Timed circuit verification using TEL structures
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Analysis for dynamic of analog circuits by using HSPN
ICC'07 Proceedings of the 11th Conference on Proceedings of the 11th WSEAS International Conference on Circuits - Volume 11
Verifying start-up conditions for a ring oscillator
Proceedings of the 18th ACM Great Lakes symposium on VLSI
Review: Formal verification of analog and mixed signal designs: A survey
Microelectronics Journal
First steps towards SAT-based formal analog verification
Proceedings of the 2009 International Conference on Computer-Aided Design
ATVA '09 Proceedings of the 7th International Symposium on Automated Technology for Verification and Analysis
Bounded model checking of analog and mixed-signal circuits using an SMT solver
ATVA'07 Proceedings of the 5th international conference on Automated technology for verification and analysis
Analog/mixed-signal circuit verification using models generated from simulation traces
ATVA'07 Proceedings of the 5th international conference on Automated technology for verification and analysis
A new verification method for embedded systems
ICCD'09 Proceedings of the 2009 IEEE international conference on Computer design
Automatic abstraction for verification of cyber-physical systems
Proceedings of the 1st ACM/IEEE International Conference on Cyber-Physical Systems
Analog property checkers: a DDR2 case study
Formal Methods in System Design
Analog circuit verification by statistical model checking
Proceedings of the 16th Asia and South Pacific Design Automation Conference
Using simulation to test formally verified protocols in complex environments
Mathematical and Computer Modelling: An International Journal
Formal verification of analog circuit parameters across variation utilizing SAT
Proceedings of the Conference on Design, Automation and Test in Europe
ABCD-L: approximating continuous linear systems using boolean models
Proceedings of the 50th Annual Design Automation Conference
| Hi-index | 0.00 |
System on a chip design results in the integration of digital, analog, and mixed-signal circuits on the same substrate which further complicates the already difficult validation problem. This paper presents a new model, labeled hybrid Petri nets (LHPNs), that is developed to be capable of modeling such a heterogeneous set of components. This paper also describes a compiler from VHDL-AMS to LHPNs. To support formal verification, this paper presents an efficient zone-based state space exploration algorithm for LHPNs. This algorithm uses a process known as warping to allow zones to describe continuous variables that may be changing at variable rates. Finally, this paper describes the application of this algorithm to a couple of analog/mixed-signal circuit examples.