Advanced methods for equivalence checking of analog circuits with strong nonlinearities

  • Authors:
  • Sebastian Steinhorst;Lars Hedrich

  • Affiliations:
  • Electronic Design Methodology, Institute for Computer Science, Goethe University of Frankfurt/Main, Frankfurt/Main, Germany 60325;Electronic Design Methodology, Institute for Computer Science, Goethe University of Frankfurt/Main, Frankfurt/Main, Germany 60325

  • Venue:
  • Formal Methods in System Design
  • Year:
  • 2010

Quantified Score

Hi-index 0.02

Visualization

Abstract

In this contribution two extensions for an analog equivalence checking method are proposed, enabling the checking of strongly nonlinear circuits with floating nodes such as digital library cells. Therefore, a structural recognition and mapping of eigenvalues, representing the dynamics, to circuit elements via circuit variables is presented. Additionally, the introduction of reachability analysis is significantly restricting the investigated state space to the relevant parts, avoiding false negatives. The newly introduced methods are compared to existing ones by application to industrial examples.